PTO/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 1 of 3

Complete if Known	
Application Number	10/065,340
Filing Date	10/06/2002
First Named Inventor	MELVIN
Art Unit	2186
Examiner Name	S. Elmore
Attorney Docket Number	

U.S. PATENT DOCUMENTS

Examiner Initials*	Cite No.[1]	Document Number: Number - Kind Code[2] (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No.[1]	Foreign Patent Document: Country Code[3] - Number[4] - Kind Code[5] (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T[6]

Examiner Signature	S. Elmore	Date Considered	9-1-2005

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

PTO/SB/08B (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449B/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 2 of 3

Complete if Known	
Application Number	10/065,340
Filing Date	10/06/2002
First Named Inventor	MELVIN
Group Art Unit	2186
Examiner Name	S. Elmore
Attorney Docket Number	

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No.[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T[2]
		SEE ATTACHED SHEET	

Examiner Signature	S. Elmore	Date Considered	9-1-2005

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[1] Applicant's unique citation designation number (optional). [2] Applicant is to place a check mark here if English language Translation is attached.

3-11-03

INFORMATION DISCLOSURE STATEMENT BY APPLICANT – Page 3 of 3
Application Number: 10/065,340
Filing Date: 10/06/2002
Applicant: Stephen Waller Melvin

	Cite	Non Patent Publication
SE	1	S. MELVIN and Y. PATT, "Handling of Packet Dependencies: A Critical Issue for Highly Parallel Network Processors," *International Conference on Compilers, Architecture, and Synthesis for Embedded Systems*, October 8-11, 2002, Grenoble, France
SE	2	M. FRANKLIN AND G. SOHI, "ARB: *A hardware mechanism for dynamic reordering of memory references," IEEE* Transactions on Computers, vol. 45, pp. 552-571, May 1996.
SE	3	S. GOPAL, T. N. VIJAKUMAR, J. E. SMITH AND G. S. SOHI, "Speculative versioning cache," *Proceedings of the Fourth International Symposium on High-Performance Computer Architecture*, Las Vegas, February 1998.
SE	4	G. SOHI, S. BREACH, AND T. VIJAYKUMAR, "Multiscalar processors," *Proceedings of the 22nd Annual International Symposium on Computer Architecture*, pp. 414-425, Ligure, Italy, June 1995.
SE	5	J. G. STEFFAN AND T. MOWRY, "The potential for using thread-level data speculation to facilitate automatic parallelization," *Proceedings of the Fourth International Symposium on High-Performance Computer Architecture*, Las Vegas, February, 1998.
SE	6	L. HAMMOND, M. WILLEY, AND KUNLE OLUKOTUN, "Data Speculation Support for a Chip Multiprocessor," *Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII)*, San Jose, October 1998.
SE	7	J. STEFFAN, C. COLOHAN, ANTONIA ZHAI, AND T. MOWRY, "A Scalable Approach to Thread-Level Speculation," *Proceedings of the 27th Annual International Symposium on Computer Architecture*, Vancouver, Canada, June 2000.
SE	8	M. CINTRA, J. MARTINEZ, AND J. TORRELLAS, "Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors," *Proceedings of the 27th Annual International Symposium on Computer Architecture*, Vancouver, Canada, June 2000.
SE	9	J. MARTINEZ AND J. TORRELLAS, "Speculative Locks for Concurrent Execution of Critical Sections in Shared-Memory Multiprocessors," *Workshop on Memory Performance Issues, International Symposium on Computer Architecture*, Göteborg, Sweden , June, 2001.
SE	10	R. RAJWAR AND J. GOODMAN, "Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution," *Proceedings of the 34th Annual International Symposiumon Microarchitecture*, Austin, Texas, December 2001.
SE	11	M. HERLIHY AND J. E. B. MOSS, "Transactional Memory: Architectural support for lock-free data structures," *Proceeedings of the International Conference on Computer Architecture*, pp. 289-300, San Diego, California, May 1993.

S. Ehn	9-1-2005